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Abstract
Maximizing the data throughput is a very common implementation objective for several
streaming applications. Such task is particularly challenging for implementations based on
many-core and multi-core target platforms because, in general, it implies tackling several NP-
complete combinatorial problems. Moreover, an eﬃcient design space exploration requires an
accurate evaluation on the basis of dataﬂow program execution proﬁling. The focus of the
paper is on the methodology challenges for obtaining accurate proﬁling measures. Experimental
results validate a many-core platform built by an array of Transport Triggered Architecture
processors for exploring the partitioning search space based on the execution trace analysis.
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1 Introduction
A natural method to handle applications characterized by high computational complexity is to
implement parallel programs on high performance machines. Traditional approaches with con-
currency evolving directly from sequential programs present several drawbacks. For instance,
there is no guarantee that the resulting program would end in exactly the same way as the
starting sequential program. The threads behaviour cannot be properly proﬁled nor simulated
by appropriate test vectors and the risk of unpredicted race conditions is always present. Fur-
thermore, threads depend on the platform making any changes a troublesome interference in
the design [11]. Programming paradigm used by the dataﬂow computational model presents
an interesting alternative. Apart from some attractive features such as platform independence
and explicit exposition of parallelism it provides several design space analysis opportunities [9].
In spite of many features that make dataﬂow programs eﬃcient and analyzable, the designer
usually has to deal with the problem of transferring those features onto a speciﬁc architecture.
At this stage several narrowing factors occur that are relative to the number of available units,
constraints on power consumptions or architectural obstacles to track the application execution.
There are several ways of dataﬂow design evaluation among which the throughput is particularly
important, as it contributes to the improvement of other design factors [8]. One method of
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increasing the throughput is an optimal partitioning of computational kernels on the set of
processing units available within the platform. It requires an appropriate deﬁnition of the
execution model of a network partitioned on a target architecture and the optimization function
relying on it. Describing with suﬃcient accuracy the various steps occurring in the computation
platform is very challenging because it has to rely on the proﬁling of several computational
properties of the target architecture that involve computations and data access measures.
This paper describes a methodology based on proﬁling a single execution of a dataﬂow
program on a target platform and capable of simulating with a very high level of accuracy the
performance obtainable by executions corresponding to diﬀerent partitioning conﬁguration. Its
main purpose is to make preliminary experiments to validate a new platform to explore proﬁled
based partitioning.
2 Notation
Dataﬂow computation models can be deﬁned as (hierarchical) networks of computational ker-
nels, called actors, connected by directed, lossless, order preserving point-to-point communica-
tion channels, called buﬀers and with the algorithmic part speciﬁed inside the so-called actions.
We consider a very general dataﬂow Model of Computation (MoC ), namely, the Dataﬂow Pro-
cess Network (DPN ) with ﬁrings. This model enables the representation of a DPN program as
a sequence of discreet action executions called ﬁrings. A description of DPN actors is directly
captured in the CAL actor language [6]. Execution of a dataﬂow program can be characterized
with diﬀerent types of dependencies [5] that establish the precedence orders. The set of ﬁrings
can be represented with a directed and acyclic graph called Execution Trace Graph (further
referenced as ETG), where each single ﬁring is represented by a node and each dependence by
a directed arc.
Expressing the partitioning problem in the theoretic notation of scheduling problems, its
most generic version can be described as P |prec, groups|Cmax, which is the scheduling of a set
of tasks on identical processors under arbitrary constraints such that the total execution time is
minimized [7]. A further assumption implies that for tasks assigned to the same processing unit
only one can be executed at one time. However, although we identify the tasks with ﬁrings, as
multiple ﬁrings constitute an algorithmic part of one actor, we cannot partition them freely on
diﬀerent processing units. This constraint strongly narrows the partitioning search space.
3 Related work
Simulation, evaluation and ﬁnally optimal mapping of an application onto target architecture
requires obtaining some proﬁling metrics in a form of cycle-accurate platform execution results.
However, retrieving such values in a reliable way is an extremely troublesome task. Real-world
hardware counters usually do not live up to the ideal ones. The undesired deviation from
the expected result is usually due to non-determinism (diﬀerent values for identical runs) and
overcount (counting some instructions multiple times) [14]. There are various external sources
of these variations including program layout, measurement overhead, multi-processor variations
and uncertainty of compilers that may leave many unexplored corner cases.
Independently from the accuracy and reliability of proﬁling, the partitioning problem itself
has been proven to be NP-complete, even when only 2 processing units are considered [3].
Several heuristic approaches deﬁning diﬀerent optimization functions exist in the literature.
Most often they aim at cuts cost minimization [10] or workload balancing [12]. Apart from
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greedy approaches, there are some more sophisticated methods based on integer programming
or genetic algorithms [13], to list just a few.
Separating the problem of accurate proﬁling and eﬃcient partitioning requires deﬁning a
high-level design ﬂow to drive the exploration. A dataﬂow design ﬂow is usually composed of
several phases: speciﬁcation (entirely agnostic of the target platform), design space exploration
(functional validation by a set of behavioural simulations) and implementation (transferring the
design onto a target architecture) that all together build a design cycle [4]. Accurate simulation
of the program execution on the analysed platform that is a contribution of this work is based
on the Trace Processor tool (further referenced as TP) developed as part of the TURNUS
co-exploration environment [2] that is compatible with such a design ﬂow.
4 TTA Architecture and Proﬁling
Transport Triggered Architecture (further referenced as TTA) is a processor architecture where
program description contains only the operands transfers between the computational resources,
what makes this embedded platform easily measurable and highly deterministic [1]. As far as
we are concerned, this is the only multiprocessor platform with no signiﬁcant inter-processor
communication penalty. Hence, it is ideal for validating the partitioning algorithm at the ﬁrst
stage, where communication cost is not yet taken into account. For the experiments presented
in this paper, proﬁling for execution time takes place on the cycle-accurate TTA simulator
[15], where the application is executed one actor at a time, on a single processor core. This
execution uses an input data for each input buﬀer of the actor that is currently in execution.
In this setting, each actor is executed in isolation from other actors, i.e. it executes in optimal
conditions.
For the purpose of proﬁling, the processor core of the simulator is equipped with a special
timestamp hardware operation that creates a record to an external ﬁle every time the operation
is executed. This hardware operation is minimally intrusive, as it executes in one clock-cycle on
a processor that is capable of executing multiple operations every clock-cycle. The timestamp
operations are placed right before and after the invocation of each action’s computations and
hence provide accurate information on each action’s computation time. Furthermore, times-
tamps are placed to the entry and exit points of each actor’s state machine structure, which
allows to measure the time spent in action scheduling.
5 Methodology
A TP-based simulation processes the (platform independent) ETG generated for a speciﬁc input
stimulus and assigns the nodes with weights proﬁled on the TTA platform. A weight consists of
two components: computational load, proﬁled for each action separately and scheduling cost,
proﬁled globally for an actor and distributed among actions according to their frequency of
execution. Due to the TTA properties, we may neglect the communication cost and assume
that the architecture provides us with n identical units with full connectivity and a Round
Robin scheduling policy.
5.1 Experimental setup
All tests have been performed with an MPEG SP decoder design, consisting of 17 actors and
adapted to the requirements of TTA platform. The execution time in clock-cycles simulated
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by the TP has been compared with the values produced by the cycle-accurate multicore TTA
simulator for diﬀerent numbers of units. As starting points, we chose the mapping conﬁgurations
generated by the partitioning algorithm that we are currently developing.
5.2 Results
We applied simple random modiﬁcations (single moves, swaps and multiple moves) and observed
how they contribute to the change of execution time for the TP simulation and whether they
aﬀect the real platform execution in the same way. We present the results obtained for 4 and 5
units, as for these numbers a suﬃcient level of variation has been observed. Figure 1 presents
normalized values of clock-cycles obtained for the simulation and the platform execution for
the initial conﬁgurations. Table 1 comprises the experiments performed on 4 units. For each
operation (ﬁrst column), we calculated how the execution time was aﬀected (in %) for the TTA
(second column) and TP simulation (third column). A negative value corresponds to a decrease
of the execution time so an improvement of throughput at the same time. The opposite applies
to a positive value. Table 2 presents similar values obtained for modiﬁcations of partitioning
conﬁguration spanned on 5 units.
Figure 1: Clock-cycles comparison between TTA and TP for various numbers of units.
Operation TTA[%] TP[%]
single move (I) 1 -1
single move (II) 8 7
single move (III) -1 -1
swap (I) -4 -3
swap (II) 26 31
swap (III) -1 -3
multiple move (I) 8 9
multiple move (II) -6 -6
multiple move (III) -9 -12
Table 1: Execution time changes (4 units).
Operation TTA[%] TP[%]
single move (IV) 0 0
single move (V) 6 1
single move (VI) 2 1
swap (IV) 6 2
swap (V) 7 1
swap (VI) 1 -1
multiple move (IV) 25 9
multiple move (V) 74 74
multiple move (VI) 25 15
Table 2: Execution time changes (5 units).
Taking into account all analysed cases it can be noticed that the TP corresponds very well
to the TTA simulator. The average diﬀerence between number of cycles obtained for both is
only around 4%. This diﬀerence may be be partially due to the lower eﬃciency of the proﬁling-
enabling code and the simpliﬁed distribution of the scheduling cost among action ﬁrings. As
for the random modiﬁcations, the evaluation of each move was very similar in most cases.
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6 Conclusion
The experiments fully validated the TTA platform for the purpose of partitioning search space
exploration. The Trace Processor tool that we have provided enabled multiple emulation of the
program execution on the platform, using the results of a single proﬁling. Described method-
ology is an initial step on the way to ﬁnd a close-to-optimal partitioning heuristic. The most
important future work should focus on the extension of the model in order to make the method-
ology valid for other emerging many-core and multi-core platforms.
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